Memory architecture - PDFSEARCH.IO - Document Search Engine

Memory architecture
Results: 1714

#	Item
841	VARIUS-NTV: A Microarchitectural Model to Capture the Increased Sensitivity of Manycores to Process Variations at Near-Threshold Voltages ‡ Ulya R. Karpuzcu∗ , Krishna B. Kolluru† , Nam Sung Kim† , and Josep Torr Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2012-04-21 17:10:28 Computing Computer memory Computer architecture Microprocessors Multi-core processor Parallel computing IC power supply pin MOSFET Random-access memory Integrated circuits Electronic engineering Electronics
842	Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2003-06-21 00:18:12 Computer architecture Parallel computing Computer memory Microprocessors CPU cache Cache Processor register Superscalar Multi-core processor Computing Computer hardware Central processing unit
843	Are We Ready for High Memory-Level Parallelism? Luis Ceze, James Tuck and Josep Torrellas Department of Computer Science University of Illinois at Urbana-Champaign Email: {luisceze,jtuck,torrella}@cs.uiuc.edu Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2006-02-06 00:34:38 Central processing unit Computer memory Cache CPU cache Runahead Microprocessors Memory-level parallelism Microarchitecture AMD 10h Computer architecture Computer hardware Computer engineering
844	Alpha[removed]Microprocessor Hardware Reference Manual Order Number: EC–QAEQD–TE Revision/Update Information: Digital Equipment Corporation Add to Reading List Source URL: download.majix.org Language: English - Date: 2013-01-10 05:03:42 Central processing unit Computer memory CPU cache Cache DEC Alpha PALcode Alpha 21164 Control register Alpha 21364 Computing Computer architecture Computer hardware
845	Flexible Snooping: Adaptive Forwarding and Filtering of Snoops in Embedded-Ring Multiprocessors∗ Karin Strauss Xiaowei Shen† Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2006-04-04 17:06:09 Cache coherency CPU cache Cache Central processing unit Computer memory MESI protocol Branch predictor Routing Snoop Dogg Computer architecture Computer hardware Computing
846	Submitted to the Workshop on the Evaluation of Software Defect Detection Tools Deploying Architectural Support for Software Defect Detection in Future Processors Yuanyuan Zhou and Josep Torrellas Department of Computer Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2005-10-16 19:01:21 ECC memory Computer architecture Embedded systems Software engineering Electronics Debuggers Debugging Computing Software
847	Learning Outcomes • High-level understand what is an operating system and the role it plays • A high-level understanding of the structure of operating systems, applications, and the relationship between them. Add to Reading List Source URL: cgi.cse.unsw.edu.au Language: English - Date: 2015-03-03 15:46:40 Interrupts Computer memory Concurrent computing Operating system Ring System call Interrupt flag CPU modes Memory management unit Computer architecture Computing Central processing unit
848	Memory Barriers: a Hardware View for Software Hackers Paul E. McKenney Linux Technology Center IBM Beaverton [removed] April 5, 2009 Add to Reading List Source URL: www.rdrop.com Language: English - Date: 2009-04-06 00:30:49 Computer architecture CPU cache MESI protocol Cache Central processing unit MSI protocol Write-once Computing Cache coherency Computer hardware
849	Multix CS380L: Mike Dahlin October 27, 2009 Dealing with failure is easy: Work hard to improve. Success is also easy to handle: You’ve solved the wrong problem. Work hard to improve. From ACM’s SIGPLAN Add to Reading List Source URL: www.cs.utexas.edu Language: English - Date: 2009-10-27 15:42:45 Multics Compatible Time-Sharing System Virtual memory GE-600 series Time-sharing Ring Unix Operating system IBM CP-40 System software Computer architecture Computing
850	PowerPoint Presentation - Reclaiming Moore’s Law Through Ultra Energy Efficient Computing Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-28 00:25:53 Central processing unit Computer memory Intel Core Computer architecture Microprocessors Computer hardware CPU cache Cache

UPDATE